Gutting chiptesting costs
Designing VLSi circuits for testability is the most efficient way to reduce the relative costs of assuring high chip reliability
A P P L l C A T i O N S
Most engineers would agree that the quality of an integrated circuit depends partly on the ability to test it. But many chips now hold over 10 000 devices, and the cost of testing tends to increase in proportion to the square of the number of devices on the chip. The problem of containing testing costs while ensuring chip quality is one that all semicon ductor manufacturers face.
If the line width of a semiconductor device shrinks from 2 micrometers to 1, the number of de vices on a die of equal size could quadruple. Thus, the time-and the money-required to develop a computer program to test this chip could increase sixteenfold. Rising costs of chip testing run counter to the recent reductions in the cost of designing and pro ducing chips.
Testing now accounts for 10 percent of the total cost of manu facturing a 1-kilobit random-access-memory chip. For a 64-K RAM chip, the figure rises to 40 percent. New techniques, how ever, promise help in the s t r u^l e lo hold do\^Ti costs, by tackling the circuit-testing problem in the design stage.
Advances on many fronts
The new methods include compuier programs that assess dur ing design how easily a circuit can be tested, scan-design tech niques for testing sequential circuitry, and ways of partitioning chips into blocks of manageable size for testing. Random testing and built-in self-testing are also employed in some cases to avoid exhaustive testing for every possible fault in a circuit.
In addition, advances in circuii simulation allow engineers to estimate the fault coverage of test programs-that is, the propor tion of the possible logic errors that a test will uncover [Fig, l] . Without this estimate, engineers cannot know how rigorous to make their test programs, and they could overcompensate by making the programs more rigorous than needed-a waste of time and resources.
New approaches to testing have been used successfully with very large-scale integrated (VLSI) chips. They ensure that the cost of testing vail increase linearly with circuit complexity-that is, doubling the number of devices on a chip will double, rather than quadruple, the cost of testing it. Computer-aided design has been a prime aid in developmg i^e new untihods.
Yet no testing technique is surefire for all kinds of chips; future generations of ICs will c a i^n l y require new approach^. In addi tion, many circuit designs cunently pose special problems that no technique or combination of techniques seems to solve entirely. For now, chip manufacturers must live with methods of testing that are inadequate in some cases.
Testing is becoming more closely related to the design and pro duction processes. In the days when the only ICs manufactured had no more than a few hundred devices, circuit-design engineers Sharad C, Seth University of Nebraska Vishwani D. Agrawaj ΑΤά Τ Bell Laboratories worked in isolation from test engineers, who became part of the manufacturing cycle only after the design was complete. Now test engineers work closely with design and production engineers to help keep test costs down. And in some places, a single engineer handles both testing and designing.
Measuring the testability
VLSI chips can be much easier to test than their size might indicate. Testability analyses during the design of a VLSI chip are simple ways of measuring how easy it will be to test a circuit. An overall testability measure for a circuit is derived by calculating the difficulty of testing each node in the circuit. Testability-analysis programs are computationally simpler than generating a test for a chip, and thus they can be used relatively quickly while a circuit is being designed on a com puter. These rough measures of testability are used for almost all kinds of chips, from semicustom chips-made in small quantities-to custom microprocessors that are mass-produced.
Designers use testability measures lo identify portions of a cir cuit that would be difficult to test. Such inaccessible circuits are said to have poor controllability or observability. Controllability is a rough measure of the ease with which a test engineer can con trol signals in a circuit from the input pins. Similarly, observabil ity is a rough measure of the ease of determining the behavior of a circuit from the output pins. [See Fig. 2 .] After identifying a general section of a chip that has poor controllability or observ ability, the engineer can then modify the circuit lo make it more testable.
Defining tentis
ControfSabllHy-a rough numerical measure of how easily the values of digital circuit ncxles can be controlled from I/O pins. Fault cov©ra9@-the percentage of potential stuck faults in an IC that are uncovered by a set of test vectors; it Is usually ob tained through computer simulation. Obsmablllty-a rough numerical measure of how easily the values of digital circuit nodes can be detennined from I/O pins. Pattern ^i^r a t o r -a circuit that generates a test pattem, usu ally for built-in testing; it may take any form, with random-num ber generators and ROMs being the most common. S e q i^i a i droilt-a digital circuit that changes state accord ing to an input signal (normally under clock control); it must be tested with a sequence of signals. S t i i^ fauH-usually a physical IC fault that results in one input or output of a logic gate improperly rtimaining either high or low reganjiess of the behavior of the circuits sunrounding it. °fest (m>gr@m-a computer program written in the language of a particular automatic production tester for ICs. Test mc^mn (test pattems)-a set of IC inputs and outputs gen erated for use in test programs. Testability m^s u r e -a rough numerical indication of how eas ily test vectors can be generated for a particular circuit. §. To get a rough measure of testability for a block of circuitry, the engineer computes the logarithm of the sum of the control labilities and observabilities of all the nodes in a circuit. The resulting number, called a testability index, is proportional to the ultimate number of test vectors-inputs and outputs-needed to test a chip.
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Number of tests
For example, a 50 000-gate microcontroller chip might have a testability index greater than 6, requiring 1(X) 000 vectors to test for 90 percent of the faults; a programmable logic array v^ith 2000 gates and an index of 5 may require only a few hundred vec tors for the same fault coverage. The approximate length of a test can be predicted quite accurately in this way.
The most popular testability measurement program, the Scoap (Sandia Controllability and Analysis Program), calculates six quantities for every node (or signd) in the circuit, based on the effort needed to control and observe the node using a procedure such as the D-algorithm [see "Test design: stuck with the D-algorithm," p . 40].
Tlie way in which a testability-measurement program operates depends on whether a circuit is largely sequential or largely com binational. A combinational circuit is basically a hierarchy of logic gates through which a signal wiU propagate in a single clock cycle. In such a circuit, controllability and observability are defined in terms of the number of logic gates that a test program must manipulate to either control or observe a node.
Sequential circuits generally have registers that must be clocked to allow signals to propagate. In these circuits, a series of state transitions must be made to control or observe a node. Thus, controllability and observability are defined in terms of the length of the sequence of inputs needed to control or observe a node.
Since the overall complexity of computation in Scoap in creases almost linearly vrith the number of gates, the cost of using Scoap will increase only as quickly as chip area increases. Thus, for the next fiv.? years or so, Scoap is attractive because the cost of using it wili not increase proportional to the square of chip area, which would be out of proportion to the cost of designing chips.
However, the usefulness of testability-measurement programs is limited. Analytical approaches have failed to relate the results of Scoap and other such programs to the fault coverage of par ticular circuit nodes; a design engmeer cannot determine whether any given node in a circuit will be testable. Testability measures are poor predictors of which specific faults in a circuit will remain undetected and which will be detected in a test program. They are good, however, for indicating blocks of circuitry that may be hard to test.
Testability-analysis programs do not work well with sequential circuits because such programs are based on making some ap proximations when analyzing complex circuits. In combinational circuits, the complexity does not increase proportional to the size as much as in sequential circuits, for which the approxhnations cause great inaccuracies.
This limits the usefuhiess of testability-analysis programs, because most chips are a combination of both sequential and combinational circuits. Some circuits, such as microprocessors, are laigely sequential, with relatively little combinational cir cuitry embedded in the chip.
Scan design uses artificial paths
The computation time for test generation and evaluation tends to grow at a rate approximately proportional to the square of the number of gates or the number of transistors in the circuit. Be cause of the greater complexity of sequential circuits, the cost of testing grows even faster than the circuit size-being propor tional to the number of gates cubed. For example, a 4-bit arith metic logic unit with about 1 (X gates-requires 1100 test vectors for the same fault coverage. Evai though the multiplier has only 3.5 times as many devices as the combinational circuit, more than 35 times as many vectors are needed to test it.
What can be done to hold down the cost of testing sequential circuits, which do not benefit much from testability measures?
For sequential circuits, chip designers are increasingly employ ing a technique known as scan design. Scan design gives the engi neer access to sequential circuitry through artificial paths built into the circuit especially for that purpose. Through clever place ment, the end effect of these artificial pathways is to convert se quential circuitry temporarily into combinational circuitry for testing purposes.
The method is analogous to test-driving automobiles. If an automobile is simple, the b^t way to test it is to drive it. Howcva-, if the automobile is very complex, with all sorts of electronic motor regulators and controls, test-driving alone may not be suf ficient . It may be more effective to test the wiring and some of the individual components and then drive the complex automobile for only a short while. Similarly, testing complex sequential cir cuits requires tremendous effort-perhaps months of writing test vectors by hand.
With scan design, however, the engineer is not actually testing the circuitry by operating it as it was intended to operate in the field. Instead, the chips are designed to be put into a mode for testing each logic gate with a much simpler program than would otherwise be possible; an engineer can "check the wires*' by way of the artificial pathways. TTius, with the aid of computer pro grams not available for sequential circuits, the engineer can usu ally gsierate test vectors in a few hours. In about one afternoon, scan design can generate the necessary vectors to test a 2000-gate digital demodulator chip at a fault coverage greater than 90 per cent. Without scan, this would take a week. The benefit is even greater for more complex circuits.
Even before LSI circuits were made, engineers recognized that the problems in testing were significantly more complex for ran dom sequential circuits than for combinational circuits of com parable size. The detection of a fault in a random sequential cir cuit often requires a long sequence of inputs to sensitize and observe a faulty node.
To test such circuits, engineers have tried, with little success, to model them from a purely functional rather than a structural viewpoint-in other words, they have tried to test the car simply by driving it. In this approach, sequential machines are repre sented by a state-transition table, which describes how the values of each node in the circuit change in response to clock cycles and certain test inputs. To model a circuit this way, checking must be done to make sure the test circuit actually behaves as the statetransition table says it should.
However, checking experiments tend to require unreasonably long computations, even for small circuits; the number of state transitions that need to be covered can be enormous. The solu tion is to modify the original circuit for test puφoses so that the sequences of state transitions are short and easily derived. Scan design is the latest and most successful technique of this kind.
Creating 'normal'and 'scan' modes
Scan design requires that the circuit be designed with clocked flip-flops, or latches. When the chip is fabricated, it can be put into either a '^normal" or a "scan" mode by way of an input/out put pin especially designated for that ρηφ05^ In the normal mode, in which the circuit is largely inaccessible, the inputs are interconnected to form a sequential circuit that performs the in tended function. However, in the scan mode, the latches are chained together to form shift registers. Digital test vectors are shifted into the register from a scan-in pin of the chip. With the test vectors thus implanted in the circuitry, the circuit can be switched back to the normal mode and tested. The circuit is then switched over to the scan mode, and the resulting values in the shift register are shifted out through a scan-out pin, which, like the mode pin, is added to the circuit for the sole purpose of testing.
Ttst gti^ with tt^
New nn€^lK>d8 to simplify chip testing are ne^^ partly becau^ urn basis of VLSI testing Is ^sentially the san^ as thai <km^Q^ fm the first IC^, which extremely simple by today's standards, in ^s^k», tests only two types oi '^l&ssk^l faults" In bipolar ami MOS ICs: stuck-at-t and styek-at*0. A studc fault is an input or an output of a k>gic gate that r^nalns eHh^ a fesglcal *Ί" or a k>glcal *Ό" even if Its value shmild char^. Stu^ faults &m usually caused by an mm In the fidi^kiatli^i proc^ rather than by design enws, which have pr^mabiy been ccm^ed by computer slmulatk5n by the time i»c»iuctk>n t^ts are p^formed.
^thCHjgh the modtel has little relation to ttie physical b^vkHT of d^iital circuits and can only represent a subset of p^slble fauits, exf^eewje has shwn that a test program Ihi^ una3\^ ^XHft ^ p^'t^t of all possible stuck faults will yIeHI a c^N>d<]uallty product (Test ^in^rs d^te the perc^ts^ figure by a few points eith^ way.)
Sorm engineers ai^ue that the stuck-fault model is docm«Ki to ob^^sc^<^ because of the diffteulty In autom^lng test ^^k^^r^t for VLSI chips when the πκκΙβΙ Is u^. Ti^ okJ a^lthms for ^meratlng t^ vectors to cover ^ pmomt of all stud^ faults are unwieldy: For complex ran dom ctoJite, the D-al §<^hm-cte^toped by J.P. Fk)th and his col^tgu^ at IBM ϋζ>φ, almost 20 years ago-remains tha prototype fm rvKist comm^lally fusible al^lthms. The algalthm takes Its mmm from the character "D" that Is used te^ ^inam BB a variid)le to ^^h^ a circuit node Is sff^^ by a fsii»n or not (Os 1). To ρτ5^υ<» a set of t^ w^ors, ^glneers reproduce all possil^ ^ck faults cm a computer-simulated circuit, and for each fault th^ Invc^ the 0-algorlthm to establish the appro priate value of D. This Is repeated until a path is fonned from the node of the circuit where the fault exists to an output pin of the chip. The temn "sensitized" refers. In this case, to the obsmatkm of the test signal at the locatk>n of the fault, which the englnesir obtains by manipulating the signals to the bgk: gates extraneous to the signal path. The D-algorithm is a recursive search proc^ure-advancing one gate at a time and repeating itself until the fault is detected.
As a path Is advanced from an input to the output of a gate, values of other inputs to the gate may have to t^ set to a con stant to allow the selected Input to control the output-that Is, to sensitize the path. These line values may, in tum, change the values of the Inputs and outputs of other gates to which they are dir^ly a>nn^ed. Another cursive step is neces sary to take Into account all the implications of advancing the s^sitiz^ path through one gate. Inconsistencies caused by earlier assignments of gate Inputs are discovered at this point. At any juncture, several alternatives might be avaiiabie, of which the algorithm chooses one arbitrarily and reconjs It in a stadc. If the algorithm runs Into a dead end, it retraces its steps by reading values off the stack and trying another alter native. This prcK^ure is repeats until a consistent and sen sitized path is found from the fault location to an output pin, whidi constitutes a valid test for one fault.
Clearly, the D-algorlthm may Involve a great deal of back tracking. In the v\«>rst ca^, it may have to examine ait sensi tized paths not only one at a time but In all possible combinatkms as wall, because for ^>me single faults It Is r^ecessary to sensitize several paths. In practice, the exj^^ numt>er of diolces actually examined may be r^uced by using heuris tics, a method of ordering the choices that the D-algorithm Scan design makes the generation of tests for sequential cir cuits easier, and it greatly reduces the number of transitions in the state-transition table that must be verified, thus reducing the task to manageable size. In addition, computer programs have been developed at AT&T Bell Laboratories and elsewhere in the last few years to automate the generation of test vectors for circuits using scan design.
The price that designers pay for using scan design is a require ment for additional logic in a circuit. The precise area needed for the additional circuitry is a matter of dispute, but most estimates fall between 10 and 20 percent of the chip size. This overhead, which degrades performance of the chip somewhat, may seem a high price to pay, but it results in much quicker test generation than most alternative ad hoc methods.
Scan design is finding acceptance in the industry for semicus tom circuits such as gate arrays. Since the extensive automation in semicustom-circuit design makes the design process quicker than for handcrafted circuits, the time for generating test vectors must be held to a minimum; scan design can be implemented quickly by computers, and test vectors can be generated auto matically. Scan design also eases systems testing for some manu facturers; hierarchical scan design, in which a scan path can be made from the box to the printed-circuit boards and down to individual chips, is not uncommon.
Mainly for economic reasons, scan design has not caught on in so-called commodity circuits, which are manufactured in high volumes for off-the-shelf use. Since commodity circuits, such as advanced microprocessors and other general-purpose chips, are mass-produced, manufacturers are willing to devote consider able resources to handcrafting the design of the chips to get the most yield from their wafers. Unlike semicustom designers, who use computer-aided design (CAD) to automate designs and lay outs, the commodity-circuit manufacturers tend to use CAD to aid in hand designing. Since much time and money are spent simulating commodity-circuh designs, the manufacturers gen erate extensive data about the circuits that are useful for devising makes at each circuit node.
The D-algorithm can be extremely tImeKDonsuming for deep circuits-large circuits in which a typical fault path would wind through 15 to 20 gates. In practice, the length of time for running a D-algorlthm Increases by n^-s where η equals the numt>er of gates In the circuit.
The D-algorithm performs particularly poorly for circuits containing "exctusive-or" gates arranged in a tree structure, which is commonly found in circuits that check the parity of signals. If many bits are fed in parallel Into a large excluslve-or gate, the gate will detect the occurrence of an enor on any one of the Inputs. In practice, a tree of double-input exclusive-or gates Is often used instead of multi-input gates. The degradation in performance occurs because a very large number of possibilities may have to be examined for each gate in the recursive step to check the consistency of the pro cess.
This shortasming is counteracted, however, by other algo rithms. The algorithm called Podem (path-oriented decision making) has t^en designed to minimize backtracking. For a 64-bit arithmetic-logic unit with about 20OO gates, for exam ple, the D-atgorlthm takes 45 seconds for each test vector on a VAX 11/780 computer. Podem Is six times faster. A further enhancement called Fan (for fan-out-oriented test-generation algorithm) is five times faster than Podem.
Even so, the fastest reported algorithms would typically consume 1500 seconds of CPU time on a VAX 11/780 com puter io detect aii the fauits on a aoOo^ate arithmetic and logic unit. For VLSI circuits with about 30000 gates, testvector-generation algorithms would take about 40 hours, which Is not acceptable.
-
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tests. They also use many custom techniques to obtain chip tests that cannot be computer-automated. Furthermore, commodity-circuit manufacturers are entirely unlike semicustom manufacturers in their prqduction test strat egy, which does not favor scan-design techniques. Instead, they tend to rely on functional tests. For example, the 30 OOO-gate 32-bit microprocessor developed at Bell Labs is tested solely with functional techniques that execute the microprocessor instruc tions instead of finding stuck faults. The lifetime of a conmiodity chip, which may be five or more years, gives the manufacturers two advantages that negate some of the benefits of scan design: (1) they can afford to spend more time and effort to reduce the overhead for making the chip testable; and (2) they can refine the production test based on the chip failures reported by users of preproduction samples, usually original-equipment manufactur ers. Semicustom designers, whose chips have relatively short pro duction lifetimes, cannot rely as heavily on production experi ence to ensure chip quality.
Divide and conquer
Another design-stage technique for reducing the time and cost of testing large circuits is the "divide and conquer" approach. Often used in conjunction with other techniques, such as scan design, it requires no special circuitry. Rather than being de signed as a monolith, a complex circuit is designed as an intercon nection of modules, which may be further partitioned into submodules. This method is similar to the structural design of com puter programs.
Ideally, a partitioned circuit would be designed with a test mode that would connect the inputs and outputs of each parti tioned block to the output pins of the chip, so that the block could be observed. Test vectors would be multiplexed in the test mode through a set of input/output pins. The I/O pins would be used for each block in succession until the entire chip was tested.
Partitioning looks promising. However, the technique has not been widely adopted because the chip under test must be de signed with independently testable partitions. So far, partitioning has been used mainly in circuits, such as microprocessors, that have architectures with natural partitions. At present, there is no economical way of imposing partitions on otherwise unstruc tured circuits.
However, partitioning is one element of two recently devel oped techniques that are proving quite useful in reducing costs: built-in testing and random testing.
The built-in self-testing (BIST) approach calls for partitioning a circuit into blocks during design; after the chip is fabricated, each block is exhaustively tested with a built-in pattern generator. The response to the pattern from the generator, which may run into millions of bits, is compressed into a "signature" of a rela tively small number of bits. A multiple-input linear feedback shift register is used for this purpose, with feedback lines chosen carefully to ensure to a high degree of confidence that the signa ture is unique. An external control signal is introduced, as in scan design, to put the circuit into a test mode and to start the pattern generator. When the pattern ends, the contents of all the signa ture registers are compared with signatures stored in a read-only memory (ROM).
After the signatures in the different blocks are scanned with one output pin, the result is an indication that the circuit is either good or faulty.
The scan and BIST design methods complement each other and are often used in conjunction. Scan design solves test prob lems arising from the sequential nature of a circuit; BIST lessens the burden of generating and storing tests for complex combina tional blocks of circuitry.
Random testing is useful for certain exceptional cases in which logic partitioning is not feasible, including gate arrays and other unstructured designs. Exhaustive testing of such circuits is impractical because of the large number of circuit inputs. Con sider combinational logic implementing 32-bii multiplication: since a 32-bit multiplier has a total of 64 inputs, exhaustive testing would require 2^ test vectors-an astronomical number.
Recent analyse show that very high fault coverage can be at tained by nonexhaustive random testing, in which test pattems are random bit patterns. Further, computational algorithms, for which execution times increase linearly with circuit size, can iden tify those faults not likely to be covered by random testing. Such faults can then be eliminated by redesigning the chip. Alter natively, BIST patterns may be generated and stored in a ROM to catch the remaining faults.
BIST techniques have not yel caught on in many areas of IC manufacturing because of the additional chip area, or overhead, occupied by the partitioning and the logic for internal testing.
The techniques are useful primarily for more complex circuits, such as the IQO 000-iransistor 68020 microprocessor of the Moto rola Corp. Many engineers say that BIST will become more wide spread when circuits with at least 100 000 gales become more common, for which about 5 million lest vectors would probably be required. Motorola uses built-in testing in its 8-bit 6804P2 microcomputer, which has 17 800 transistors. About 5 percent of the total area of the chip is occupied by a 288-b>le ROM to store lest programs and a register to detect the signature.
Testing the tests to save time
An estimate of the number of faults that will be uncovered by a chip test goes a long way toward reducing the lime needed to gen erate tests. The overall process of generating a test program for a chip is like shooting at a progressively smaller target. The first set of patterns may lest, say, 30 percent of the possible stuck faults of a circuit. An additional set of vectors to test another 30 percent of the chip would increase the total coverage to about 50 percent, after allowance is made for a 10 percent overlap. As the coverage increases, the value of each additional lest decreases. At roughly 70 to 80 percent fault coverage, the test strategy is usually changed; at this point, specific nodes of the circuit that have not yet been tested are targeted with special algorithms for test gen eration and fault simulation. They push the fault coverage lo 90 or 95 percent.
The key to estimating fauli coverage in this way is computer simulation; only by simulating a circuii can the fault coverage of test vectors be evaluated. The test engineer simulates each possi ble stuck fault in a circuii to determine whether that fault was un covered by the lest. This indicaies the fauk coverage of the test veaors. Although the basic principles of production-quality fault simulators have been unchanged since the advent of LSI cir cuits, various techniques have greatly increased the speed of simulators.
The computation time of commercial simulators has been greatly reduced by simulating more than one fault for each input pattern. The simplest and most widely used technique is parallel fauh simulation; for each input pattern, each bit of a computer word simulates a different fault.
r^uclive fault simulators have further reduced the number of calculations. With such simulators, each line of logic gales is as sociated with a list of those faults that are sensitized to it-that is, the faults detected up to thai point. The simulator refers to the list of faults already sensitized lo primary outputs and then com putes the fault coverage.
Even these advances in fault simulators have not completely solved the problem of pushing fault coverage to 70 to 80 percent without exorbitant computer simulation costs. The cost of net work simulation has been estimated to grow at a rate propor tional to the cube of the number of gates in a circuit for parallel fault simulations, and to the square of the number of gales for deductive simulation. The concurrent simulator, a refinement of the deductive simulator, takes 7.4 seconds of central-processingunit time for each test pattern on a VAXl 1/780 system for a MOS circuit with 505 transistors. With a quadratic rise in simula tion time, a 50 000-transistor circuit would require over 20 hours of simulation time for each test pattem on the same machine. Fixed-purpose simulation en gines, which have been announced recently, greatly reduce the simula tion time for specific circuits by us ing hardware to concurrently ex ecute different steps of simulation algorithms. What they sacrifice in fiexibility, they gain in speed. One such system, the Logic Evaluator made by Zycad Corp., of St. Paul, Minn., has 16 hardware units, which can simulate 60 million active logic gates per second.
By using parallel execution techniques, fixed-purpose sysiems solve the speed problem for the short term. However, they use algo rithms for which the execution times tend to increase as the cube of the number of gates in the circuit being simulated. For this reason, the cost of testing denser chips will increase quickly. Ultimately, lest strategies will combine the use of such high-speed simulators with the other techniques described here.
Test engineers have a third way of measuring fault coverage of test vectors before fabrication, in addi tion to design-for-testability tech niques (such as scan design) and spe cial-purpose hardware simulators. The third approach is statistical fault sampling, rather than deterministically checking each one.
Only a fraction of the possible faults are simulated in a statistical sampling technique to estimate fault coverage. The method is anal ogous to public opinion polls: ran domly sampled faults are simu lated, and the percentage of these faults that are delected by the set of test vectors is used as an estimate of the overall fault coverage.
The confidence range of these estimates gets narrower as the esti mate of the fault coverage ap proaches 100 percent. For a sample of 1000 faults, an estimate of 50 percent fault coverage is accurate to within ± 5 percent, whereas an estimate of 95 percent is accurate to within ± 2 percent. Nev ertheless, statistical sampling can effectively estimate any fault coverage.
Not perfect
Regardless of whether stuck faults are simulated exhaustively or statistically sampled, the estimated fault coverage is only an A fault simulator cannot evaluate the coverage of physical faults that are not covered in the stuck-fault model, such as short circuits or oi>en circuits in metal, diffusion, or polysilicon; shorts b^ween semiconductor layers; or parametric irregularities. The simultaneous occurrence of two or more faults is also not simu late! because of the very large number of possible fault combina tions, even though a processing defect is quite likely to lead to multiple faults, especially vdth small circuit geometriesc
The real value of estimating the fault coverage of a set of test veaors may also depend on the simulator used, since simulators incorporate criteria for detecting specific faults other than stuck ones-fault-induced races and oscillations, for example.
Redundant circuits can also throw off the accuracy of faultcoverage simulation. They give rise to faults that are not detected in a test because the faults do not cause a circuit to work improp erly. In addition, simulators have no way of distinguishing betw^n faults hidden by redundant circuits and valid faults that the test program simply cannot identify.
Redundant faults are not identified by simulators because the compute time required to do the job would increase with the complexity of the circuit at a rate that is always greater than a fKilynomial. This means that even if a test method were devised to keep thc cost of testing the circuit linearly proportional to the drcuit size, thc cost of locating redundant faults would still in crease at a faster rate.
At present, lest engineers have no way of knowing the extent to which redundant faults influence any given estimate of fauk coverage. Time is often wasted trying to raise fault coverage a few percentage points above 90 when perhaps 5 percent of the possible drcuit faults are redundant. In such a case, a test pro gram might in fact have 95 percent fault coverage-usually con sidered adequate for most chips-although the simulator would show only 9N0 percent fault coverage.
D^pite the drawbacks of the current measures of fault cover age by simulators, this method continues to be relied upon as the figure of merit for a test vector set. One may rightfully ask how this figure of merit relates to the quality of the tested chips. A quantitative answer can be given, based on a model of the fault distribution on the chip. It is assumed in such a model that a ran dom numba-of logical faults are caused by each physical defect on a chip. Since the physical defects themselves are randomly dis tributed, a compound distribution can be used to describe the oc currence of logical faults.
The model of the fault distribution predicts that for denser chips, a lower fault coverage is n^ded to obtain the same quality level. In smaller geometries, a defect caused by a dust particle, for example, will damage more gates, because the particle will be larger relative to the gates. Since more gates will thus be affected by a single particle, there will be more faults to flag the effects it causes. Although other problems will certainly arise in testing even more complex chips, this is at least one encouraging sign, especially in view of the disproportionately high cost of increas ing fault coverage.
To probe further
Recent analyses showing that a high fault coverage can be ob tained by nonexhaustive random testing are reported in "On ran dom test," a p^r given at the Intemational Test Conference in 1983 and available in the proceedings of that conference. Another paper, "When to use random testing," in the Novem ber 1978 issue of IEEE Than^cdons on Computers, pp. 1054-55, also disciisses this issue.
Several conferences now deal with one or more aspects of VLSI chip testing, including computer software for implementing many of the techniques described here. The Intemational Test Conference 1985 vrill be held in October in Philadelphia, Pa. The Design Automation Conference, which has dealt increasingly with testing-related topics, will be held this June in Albuquerque, N.M. Registration information for both conferences may be ob tained by writing to the IEEE Computer Society, 1109 Spring St., Suite 300, Silver Springs, Md. 20910; telephone 301-589-8142. To order the proceedings of last year's conferences on VLSI chip testing, write to the IEEE Order E>ept., 445 Hoes Lane, Piscataway, N.J. 08854.
The IEEE Custom Integrated Qrcuils Conference 1985 will be held May 20-23 in Portland, Ore. For registration information, write to Laura Silzars, 6^ South Canyon Drive, Portiand, Ore. 97225; telephone 503-292-6374. To order last year's proceedings, write to the IEEE Order Dept. at the address above.
The eighth annual Design for Testability Workshop will be held April 23-25 in Beaver Creek, Colo. For infomiauon, wxite to Thomas Williams, IBM Coφ., P.O. Box 1900, Boulder, Colo. 80302.
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